You are in the accessibility menu

Please use this identifier to cite or link to this item: http://acervodigital.unesp.br/handle/11449/37030
Full metadata record
DC FieldValueLanguage
dc.contributor.authorDe Lima, J. A.-
dc.contributor.authorSilva, S. F.-
dc.contributor.authorCordeiro, A. S.-
dc.contributor.authorVerleysen, M.-
dc.date.accessioned2014-05-20T15:26:58Z-
dc.date.accessioned2016-10-25T18:01:40Z-
dc.date.available2014-05-20T15:26:58Z-
dc.date.available2016-10-25T18:01:40Z-
dc.date.issued2002-08-01-
dc.identifierhttp://dx.doi.org/10.1080/1065514021000012075-
dc.identifier.citationVlsi Design. Abingdon: Taylor & Francis Ltd, v. 15, n. 1, p. 469-476, 2002.-
dc.identifier.issn1065-514X-
dc.identifier.urihttp://hdl.handle.net/11449/37030-
dc.identifier.urihttp://acervodigital.unesp.br/handle/11449/37030-
dc.description.abstractA CMOS/SOI circuit to decode Pulse-Width Modulation (PWM) signals is presented as part of a body-implanted neurostimulator for visual prosthesis. Since encoded data is the sole input to the circuit, the decoding technique is based on a novel double-integration concept and does not require low-pass filtering. Non-overlapping control phases are internally derived from the incoming pulses and a fast-settling comparator ensures good discrimination accuracy in the megahertz range. The circuit was integrated on a 2 mum single-metal thin-film CMOS/SOI fabrication process and has an effective area of 2 mm(2). Measured resolution of encoding parameter a is better than 10% at 6 MHz and V-DD = 3.3 V. Idle-mode consumption is 340 LW. Pulses of frequencies up to 15 MHz and alpha = 10% can be discriminated for 2.3 V less than or equal to V-DD less than or equal to 3.3 V. Such an excellent immunity to V-DD deviations meets a design specification with respect to inherent coupling losses on transmitting data and power by means of a transcutaneous link.en
dc.format.extent469-476-
dc.language.isoeng-
dc.publisherTaylor & Francis Ltd-
dc.sourceWeb of Science-
dc.subjectPWM decoderpt
dc.subjectSOI designpt
dc.subjectlow-voltage comparatorspt
dc.subjectimplanted circuitspt
dc.subjectvisual prosthesispt
dc.titleA CMOS/SOI single-input PWM discriminator for low-voltage body-implanted applicationsen
dc.typeoutro-
dc.contributor.institutionUniversidade Estadual Paulista (UNESP)-
dc.contributor.institutionUniv Catholique Louvain-
dc.description.affiliationUniv Estadual Paulista, Dept Elect Engn, BR-12516410 Guaratingueta, SP, Brazil-
dc.description.affiliationUniv Catholique Louvain, Microelect Lab, B-1348 Louvain, Belgium-
dc.description.affiliationUnespUniv Estadual Paulista, Dept Elect Engn, BR-12516410 Guaratingueta, SP, Brazil-
dc.identifier.doi10.1080/1065514021000012075-
dc.identifier.wosWOS:000179649600007-
dc.rights.accessRightsAcesso aberto-
dc.identifier.fileWOS000179649600007.pdf-
dc.relation.ispartofVlsi Design-
Appears in Collections:Artigos, TCCs, Teses e Dissertações da Unesp

There are no files associated with this item.
 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.