Please use this identifier to cite or link to this item:
http://acervodigital.unesp.br/handle/11449/65367
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lima, J. A. de | - |
dc.date.accessioned | 2014-05-27T11:19:32Z | - |
dc.date.accessioned | 2016-10-25T18:14:56Z | - |
dc.date.available | 2014-05-27T11:19:32Z | - |
dc.date.available | 2016-10-25T18:14:56Z | - |
dc.date.issued | 1998-01-01 | - |
dc.identifier | http://dx.doi.org/10.1109/ISCAS.1998.706952 | - |
dc.identifier.citation | Proceedings - IEEE International Symposium on Circuits and Systems, v. 2, p. 374-377. | - |
dc.identifier.issn | 0271-4310 | - |
dc.identifier.uri | http://hdl.handle.net/11449/65367 | - |
dc.identifier.uri | http://acervodigital.unesp.br/handle/11449/65367 | - |
dc.description.abstract | Trade-off between settling time and micropower consumption in MOS regulated cascode current sources as building parts in high-accuracy, current-switching D/A converters is analyzed. The regulation-loop frequency characteristic is obtained and difficulties to impose a dominant-pole condition to the resulting 2nd-order system are discussed. Raising pole frequencies while meeting consumption requirements is basically limited by parasitic capacitances. An alternative is found by imposing a twin-pole system in which design constraints are somewhat relaxed and settling slightly faster. Relationships between pole frequencies, transistor geometry and bias are established. Simulated waveforms obtained with PSpice of designed circuits following a voltage perturbation suggest a good agreement with theory. The proposed approach applied to the design of a micropower current-mode D/A converter improves its simulated settling performance. | en |
dc.format.extent | 374-377 | - |
dc.language.iso | eng | - |
dc.source | Scopus | - |
dc.subject | Capacitance | - |
dc.subject | Computer simulation | - |
dc.subject | Computer software | - |
dc.subject | Electric currents | - |
dc.subject | Electric network analysis | - |
dc.subject | Electric network synthesis | - |
dc.subject | MOSFET devices | - |
dc.subject | Waveform analysis | - |
dc.subject | Cascode current sources | - |
dc.subject | Regulation-loop frequency | - |
dc.subject | Software package PSPICE | - |
dc.subject | Digital to analog conversion | - |
dc.title | On optimizing micropower MOS regulated cascode circuits on switched current techniques | en |
dc.type | outro | - |
dc.contributor.institution | Universidade Estadual Paulista (UNESP) | - |
dc.description.affiliation | Universidade Estadual Paulista, Sao Paulo | - |
dc.description.affiliationUnesp | Universidade Estadual Paulista, Sao Paulo | - |
dc.identifier.doi | 10.1109/ISCAS.1998.706952 | - |
dc.identifier.wos | WOS:000075224600246 | - |
dc.rights.accessRights | Acesso restrito | - |
dc.relation.ispartof | Proceedings - IEEE International Symposium on Circuits and Systems | - |
dc.identifier.scopus | 2-s2.0-0031645536 | - |
Appears in Collections: | Artigos, TCCs, Teses e Dissertações da Unesp |
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.