Please use this identifier to cite or link to this item:
http://acervodigital.unesp.br/handle/11449/67903
- Title:
- Common architecture for discrete wavelet transform analysis and synthesis with sequential and constant processing elements
- Universidade Estadual Paulista (UNESP)
- 1091-5281
- This paper adresses the problem on processing biological data such as cardiac beats, audio and ultrasonic range, calculating wavelet coefficients in real time, with processor clock running at frequency of present ASIC's and FPGA. The Paralell Filter Architecture for DWT has been improved, calculating wavelet coefficients in real time with hardware reduced to 60%. The new architecture, which also processes IDWT, is implemented with the Radix-2 or the Booth-Wallace Constant multipliers. Including series memory register banks, one integrated circuit Signal Analyzer, ultrasonic range, is presented.
- 8-Oct-2004
- Conference Record - IEEE Instrumentation and Measurement Technology Conference, v. 1, p. 45-50.
- 45-50
- Discrete Wavelet Transform
- FPGA
- Signal Analyzer
- VHDL
- Wavelet signal processing
- Discrete wavelet transforms
- Signal analyzers
- Application specific integrated circuits
- Cardiovascular system
- CMOS integrated circuits
- Computer hardware
- Data processing
- Field programmable gate arrays
- Formal logic
- Real time systems
- Software prototyping
- Ultrasonic waves
- Wavelet transforms
- Digital signal processing
- http://dx.doi.org/10.1109/IMTC.2004.1350991
- Acesso restrito
- outro
- http://repositorio.unesp.br/handle/11449/67903
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.