Please use this identifier to cite or link to this item:
http://acervodigital.unesp.br/handle/11449/69903
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Cox, Pedro Henrique | - |
dc.contributor.author | de Carvalho, Aparecido Augusto | - |
dc.date.accessioned | 2014-05-27T11:22:36Z | - |
dc.date.accessioned | 2016-10-25T18:24:22Z | - |
dc.date.available | 2014-05-27T11:22:36Z | - |
dc.date.available | 2016-10-25T18:24:22Z | - |
dc.date.issued | 2007-10-01 | - |
dc.identifier | http://dx.doi.org/10.1109/TIM.2007.894797 | - |
dc.identifier.citation | IEEE Transactions on Instrumentation and Measurement, v. 56, n. 5, p. 1640-1647, 2007. | - |
dc.identifier.issn | 0018-9456 | - |
dc.identifier.uri | http://hdl.handle.net/11449/69903 | - |
dc.identifier.uri | http://acervodigital.unesp.br/handle/11449/69903 | - |
dc.description.abstract | This paper addresses the problem of processing biological data, such as cardiac beats in the audio and ultrasonic range, and on calculating wavelet coefficients in real time, with the processor clock running at a frequency of present application-specified integrated circuits and field programmable gate array. The parallel filter architecture for discrete wavelet transform (DWT) has been improved, calculating the wavelet coefficients in real time with hardware reduced up to 60%. The new architecture, which also processes inverse DWT, is implemented with the Radix-2 or the Booth-Wallace constant multipliers. One integrated circuit signal analyzer in the ultrasonic range, including series memory register banks, is presented. © 2007 IEEE. | en |
dc.format.extent | 1640-1647 | - |
dc.language.iso | eng | - |
dc.source | Scopus | - |
dc.subject | Asynchronous logic circuits | - |
dc.subject | Digital filters | - |
dc.subject | Digital signal processors | - |
dc.subject | Last in last out memory | - |
dc.subject | Logic design | - |
dc.subject | Sequential machines | - |
dc.subject | Signal analysis and synthesis | - |
dc.subject | Discrete wavelet transforms | - |
dc.subject | Field programmable gate arrays (FPGA) | - |
dc.subject | Logic circuits | - |
dc.subject | Booth-Wallace constant multipliers | - |
dc.subject | Series memory register banks | - |
dc.subject | Signal analysis | - |
dc.title | Discrete wavelet transform signal analyzer | en |
dc.type | outro | - |
dc.contributor.institution | Universidade Federal de Mato Grosso do Sul (UFMS) | - |
dc.contributor.institution | Universidade Estadual Paulista (UNESP) | - |
dc.description.affiliation | DEL CCET UFMS Departamento de Engenharia Elétrica Universidade Federal de Mato Grosso do Sul, 79070-900 Campo Grande | - |
dc.description.affiliation | DEE FEIS UNESP Departamento de Engenharia Elétrica Universidade do Estado de São Paulo, 15385-000 Ilha Solteira | - |
dc.description.affiliationUnesp | DEE FEIS UNESP Departamento de Engenharia Elétrica Universidade do Estado de São Paulo, 15385-000 Ilha Solteira | - |
dc.identifier.doi | 10.1109/TIM.2007.894797 | - |
dc.rights.accessRights | Acesso restrito | - |
dc.relation.ispartof | IEEE Transactions on Instrumentation and Measurement | - |
dc.identifier.scopus | 2-s2.0-34648826984 | - |
Appears in Collections: | Artigos, TCCs, Teses e Dissertações da Unesp |
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.