Please use this identifier to cite or link to this item:
http://acervodigital.unesp.br/handle/11449/9689
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Oliveira, Vlademir J. S. | - |
dc.contributor.author | Oki, Nobuo | - |
dc.date.accessioned | 2014-05-20T13:28:58Z | - |
dc.date.accessioned | 2016-10-25T16:48:27Z | - |
dc.date.available | 2014-05-20T13:28:58Z | - |
dc.date.available | 2016-10-25T16:48:27Z | - |
dc.date.issued | 2007-01-01 | - |
dc.identifier | http://dx.doi.org/10.1109/DTIS.2007.4449491 | - |
dc.identifier.citation | 2007 International Conference on Design & Technology of Integrated Systems In Nanoscale Era. New York: IEEE, p. 52-55, 2007. | - |
dc.identifier.uri | http://hdl.handle.net/11449/9689 | - |
dc.identifier.uri | http://acervodigital.unesp.br/handle/11449/9689 | - |
dc.description.abstract | An analog CMOS current multiplier building block for low voltage applications using an n-well process is presented. The multiplier equations are derived to proof its linear characteristic, and then a low voltage design is proposed. Post layout simulation in a 0.35 mu m AMS CMOS process and 1.5V supply voltage shows a THD of 0.84% at 10 MHz and a frequency response bandwidth of 140 MHz. | en |
dc.description.sponsorship | Conselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq) | - |
dc.description.sponsorship | Fundação de Amparo à Pesquisa do Estado de São Paulo (FAPESP) | - |
dc.format.extent | 52-55 | - |
dc.language.iso | eng | - |
dc.publisher | IEEE | - |
dc.source | Web of Science | - |
dc.title | Low voltage four-quadrant current multiplier: An improved topology for n-well CMOS process | en |
dc.type | outro | - |
dc.contributor.institution | Universidade Estadual Paulista (UNESP) | - |
dc.description.affiliation | Univ Estadual Paulista, Dept Engn Eletr, Ilha Solteira, Brazil | - |
dc.description.affiliationUnesp | Univ Estadual Paulista, Dept Engn Eletr, Ilha Solteira, Brazil | - |
dc.identifier.doi | 10.1109/DTIS.2007.4449491 | - |
dc.identifier.wos | WOS:000256296500010 | - |
dc.rights.accessRights | Acesso restrito | - |
dc.relation.ispartof | 2007 International Conference on Design & Technology of Integrated Systems In Nanoscale Era | - |
Appears in Collections: | Artigos, TCCs, Teses e Dissertações da Unesp |
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.