Please use this identifier to cite or link to this item:
- An algorithmic of analog-to-digital converter using current-mode and digital CMOS process
- Oki, N.
- Universidade Estadual Paulista (UNESP)
- In this paper a new algorithmic of Analog-to-Digital Converter is presented. This new topology use the current-mode technique that allows a large dynamic range and can be implemented in digital CMOS process. The ADC proposed is very small and can handle high sampling rates. Simulation results using a 1.2um CMOS process show that an 8-b ADC can support a sampling rate of 50MHz.
- 1998 Midwest Symposium on Circuits and Systems, Proceedings. Los Alamitos: IEEE Computer Soc, p. 520-521, 1999.
- IEEE Computer Soc
- Acesso restrito
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.