You are in the accessibility menu

Please use this identifier to cite or link to this item: http://acervodigital.unesp.br/handle/11449/9794
Full metadata record
DC FieldValueLanguage
dc.contributor.authorRossi, S. R.-
dc.contributor.authorMoreno, E. D.-
dc.contributor.authorCarvalho, A. A. de-
dc.contributor.authorSilva, Alexandre César Rodrigues da-
dc.contributor.authorBatista, E. A.-
dc.contributor.authorPrado, T. A.-
dc.contributor.authorSantos Filho, T. A.-
dc.date.accessioned2014-05-20T13:29:09Z-
dc.date.accessioned2016-10-25T16:48:35Z-
dc.date.available2014-05-20T13:29:09Z-
dc.date.available2016-10-25T16:48:35Z-
dc.date.issued2009-02-01-
dc.identifierhttp://dx.doi.org/10.1016/j.csi.2008.06.002-
dc.identifier.citationComputer Standards & Interfaces. Amsterdam: Elsevier B.V., v. 31, n. 2, p. 515-522, 2009.-
dc.identifier.issn0920-5489-
dc.identifier.urihttp://hdl.handle.net/11449/9794-
dc.identifier.urihttp://acervodigital.unesp.br/handle/11449/9794-
dc.description.abstractThis work presents the development of an IEEE 1451.2 protocol controller based on a low-cost FPGA that is directly connected to the parallel port of a conventional personal computer. In this manner it is possible to implement a Network Capable Application Processor (NCAP) based on a personal computer, without parallel port modifications. This approach allows supporting the ten signal lines of the 10-wire IEEE 1451.2 Transducer Independent Interface (TII), that connects the network processor to the Smart Transducer Interface Module (STIM) also defined in the IEEE 1451.2 standard. The protocol controller is connected to the STIM through the TII's physical interface, enabling the portability of the application at the transducer and network processor level. The protocol controller architecture was fully developed in VHDL language and we have projected a special prototype configured in a general-purpose programmable logic device. We have implemented two versions of the protocol controller, which is based on IEEE 1451 standard, and we have obtained results using simulation and experimental tests. (c) 2008 Elsevier B.V. All rights reserved.en
dc.format.extent515-522-
dc.language.isoeng-
dc.publisherElsevier B.V.-
dc.sourceWeb of Science-
dc.subjectTransduceren
dc.subjectProtocol controlleren
dc.subjectInterfaceen
dc.subjectProgrammable logicen
dc.subjectIEEE 1451en
dc.titleA VHDL-based protocol controller for NCAP processorsen
dc.typeoutro-
dc.contributor.institutionProv Natl Univ-
dc.contributor.institutionUniversidade Federal do Amazonas (UFAM)-
dc.contributor.institutionUniv Amazonas State-
dc.contributor.institutionUniversidade Estadual Paulista (UNESP)-
dc.description.affiliationProv Natl Univ, Ctr Buenos Aires, Dept Electromech Engn, INTELYMEC, Olavarria Bs, As, Argentina-
dc.description.affiliationUniv Fed Amazonas, UFAM, BR-69077000 Manaus, Amazonas, Brazil-
dc.description.affiliationUniv Amazonas State, UEA, BR-69050020 Manaus, Amazonas, Brazil-
dc.description.affiliationUniv São Paulo State, UNESP, Dept Elect Engn, BR-15385000 Ilha Solteira, SP, Brazil-
dc.description.affiliationUnespUniv São Paulo State, UNESP, Dept Elect Engn, BR-15385000 Ilha Solteira, SP, Brazil-
dc.identifier.doi10.1016/j.csi.2008.06.002-
dc.identifier.wosWOS:000261868200034-
dc.rights.accessRightsAcesso restrito-
dc.relation.ispartofComputer Standards & Interfaces-
Appears in Collections:Artigos, TCCs, Teses e Dissertações da Unesp

There are no files associated with this item.
 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.